

	Objectives
● ● ● ems	✤ To present the concept of process synchronization.
Ô Ô Ô Ô Ô Ô Ô Ô Dperating Systems	\bullet To introduce the critical-section problem, whose solutions can be
	used to ensure the consistency of shared data
	\bullet To explore several tools that are used to solve process
🔵 🔵 🔘 alifeh	synchronization problems
🔵 🔵 🔵 🔵	\bullet To be familiar with several classical process-synchronization
	problems
	Background
o 🔿 🔿 🕒 stems	Ackground Processes can execute concurrently
🔵 🗑 🗑 🗑 🗑 🗍 Iting Systems	<u>مَامعة</u>
 C C C C C C C C C C C C C C C C C C C	جامعة Processes can execute concurrently
 O O O O O D O D O D O D D	 ◆ Processes can execute concurrently > May be interrupted at any time, partially completing
 O O O O O D O D O D O D D	 Processes can execute concurrently May be interrupted at any time, partially completing execution
 O O O O O D O D O D O D D	 Processes can execute concurrently May be interrupted at any time, partially completing execution Concurrent access to shared data may result in data inconsistency Maintaining data consistency requires mechanisms to ensure
O O O O O O O O O O O O O O O O O O O	 Processes can execute concurrently May be interrupted at any time, partially completing execution Concurrent access to shared data may result in data inconsistency

11/1/2024

O

Illustration of the problem:

Suppose that we wanted to provide a solution to the consumered of the producer problem that fills **all** the buffers.

We can do so by having an integer counter that keeps track of the number of full buffers.

Initially, counter is set to 0. It is incremented by the producer after it produces a new buffer and is decremented by the consumer after it consumes a buffer.

Illustration of the problem (producer consumer)

Producer

while (true) { /* produce an item in next produced */ while(counter==BUFFER_SIZE; /* do nothing */ buffer[in]=next produced;

in=(in+1);//BUFFER_SIZE
counter++;
}

counter++ could be implemented as
 register1 = counter
 register1 = register1 + 1
 counter = register1


Consumer


ioal


6

while (true) {
 while (counter == 0;
 /* do nothing */
 next_consumed=buffer[out];
 out=(out+1);//BUFFER_SIZE
 counter--;
 /*consume the item in
 next consumed */

Counter-- could be implemented as register2 = counter register2 = register2 - 1 counter = register








Solution to Critical-Section Problem





2. **Progress** - If no process is executing in its critical section and there exist some processes that wish to enter their critical section, then the selection of the processes that will enter the critical section next cannot be postponed indefinitely


Solution to Critical-Section Problem

3. Bounded Waiting - A bound must exist on the number of times that other processes are allowed to enter their critical sections after a process has made a request to enter its critical section and before that request is granted









Synchronization Hardware



Operating Systems *As discussed, software-based solutions (like Peterson's Solution) are not guaranteed to work on modern computer architectures *Many systems provide hardware support for synchronization Dr. J.M. Khalifeh > Uniprocessor systems > Multiprocessor systems 11/1/2024 23 **Uniprocessor & Multiprocessor Systems** فافعا لَمَــنارة **Operating Systems** Disable interrupts Currently running code would execute without preemption ➤Generally too inefficient onDr. J.M. Khalifeh multíprocessor systems 11/1/2024 24


	Memory Barriers
sm Sm	♦ Memory model are the memory guarantees that a computer
🔵 🔵 🔵 🗍 ing Systen	architecture makes to application programs.
ting ≴	Memory models may be either:
) 🖱 🖨 🖨 🖨 🖨 🖱 🖱 Operating Systems	Strongly ordered – where a memory modification of one processor is immediately visible to all other processors.
© ©	> Weakly ordered - where a memory modification of one
🖱 🖱 🗑 🖱 🗑 🔵 🕅 M. Khalifeh	processor may not be immediately visible to all other processors.
🕽 🔵 🕲 🕲 🔘 🔘 Dr. J.M. Khalifeh	◆A memory barrier is an instruction that forces any change
Dr. J.f	in memory to be propagated (made visible) to all other
	processors.
O	11/1/2024 25
	Recall Peterson's Solution
	Recall Peterson's Solution*Two threads share the data:
	جامعة
	مامعة Two threads share the data:
⊜ ⊜ ⊜ ⊜ ⊜ ⊜ g Systems	Two threads share the data: boolean flag = false; int x = 0;
 C C	 Two threads share the data: boolean flag = false; int x = 0; Thread 1 performs
 C C	 Two threads share the data: boolean flag = false; int x = 0; Thread 1 performs while (!flag);
 C C	 Two threads share the data: boolean flag = false; int x = 0; Thread 1 performs while (!flag); print x
 C C	 Two threads share the data: boolean flag = false; int x = 0; Thread 1 performs while (!flag); print x Thread 2 performs
 ○ ○	 Two threads share the data: boolean flag = false; int x = 0; Thread 1 performs while (!flag); print x Thread 2 performs x = 100;


000	Recall Peterson's Solution
stems	◆After Instruction Reordering · 100 is the expected output.
🔵 🖱 🖨 🖨 🖨 🖨 🖱 Operating Systems	However, the operations for Thread 2 may be reordered:
\odot	flag = true; x = 100;
🕽 🖱 🖨 🗑 🗑 🖨 🗑 🗑 🖱 Dr. J.M. Khalifeh	 If this occurs, the output may be o! The effects of instruction reordering in Peterson's Solution
🔿 🔿 🔵 🔘 Dr. J.M	This allows both processes to be in their critical section at the same time!
	11/1/2024 27
	~ ~ ~
00	Solution using Memory Barrier
	Solution using Memory Barrier* To ensure Thread 1 outputs 100:
© ©	جامعة
© ©	خامعة To ensure Thread 1 outputs 100:
erating Systems	 To ensure Thread 1 outputs 100: Thread 1 now performs
Operating Systems	 To ensure Thread 1 outputs 100: Thread 1 now performs while (!flag)
Operating Systems	 To ensure Thread 1 outputs 100: Thread 1 now performs while (!flag) memory_barrier();
Operating Systems Operating Systems	 To ensure Thread 1 outputs 100: Thread 1 now performs while (!flag) memory_barrier(); print x
Operating Systems Operating Systems	 To ensure Thread 1 outputs 100: Thread 1 now performs while (!flag) memory_barrier(); print x Thread 2 now performs
) 🖱 🗇 🗇 🗇 🗇 🗇 🗇 🗇 🗇 Operating Systems	 To ensure Thread 1 outputs 100: Thread 1 now performs while (!flag) memory_barrier(); print x Thread 2 now performs x = 100;


Hardware Instructions





Special hardware instructions that allow us Operating Systems to either test-and-modify the content of a word, or to swap the contents of two words atomically (uninterruptibly.) Dr. J.M. Khalifeh ➤ Test-and-Set instruction Compare-and-Swap instruction 11/1/2024 29 Solution to Critical-section Problem Using Locks لمنارة **Operating Systems** do Modern machines provide special atomic hardware instructions acquire lock Atomíc = non-interruptible critical section Either test memory word and set release lock value Dr. J.M. Khalifeh remainder section Or swap contents of two memory while (TRUE): words



















Starvation – indefinite blocking

Operating Systems

Dr. J.M. Khalifeh

Operating Systems

Dr. J.M. Khalifeh

➤ A process may never be removed from the semaphore queue in which it is suspended

Priority Inversion



Priority Inversion – Scheduling problem when lower-priority process holds a lock needed by higher-priority process

Solved via priority-inheritance protocol